



# STRAIN\_AMP\_6CH\_0\_1 6-channel Strain Gauge Amplifier


- "Fixed" gain of 125 (Possible to change 0603 resistor to modify)
- I<sup>2</sup>C programmable offset compensation (+V/2 ±20%) - 8 bits
- Output available by I<sup>2</sup>C and USB (12 to 20bits)
- Non-volatile offset settings
- Common mode input filter to reject EMI perturbation
- 585Hz 2nd Order Low-Pass Filter (-3dB)
- ESD & over-voltage protected I/Os
- 5V operation. External I<sup>2</sup>C is 3V3 by default, but can be 5V.
- Up to 127 sensors per I<sup>2</sup>C bus
- Can be powered by USB or by the I/O connector.




Title <b>6-channel Strain Amp</b>		Biomechanics MIT Media Lab - E14-274 75 Amherst Street Cambridge, MA 02139 USA		
Size: Letter	Number:*	Revision:*		
Date: 1/26/2018	Time: 8:40:20 AM	Sheet 1 of 5		
File: STRAIN_AMP_6CH_0_1.SchDoc				

### Instrumentation Amplifier

#### Input filter & protection




Cascaded LPF 1.6kHz made with networks to get the best matching possible




2.7 to 5.5V  
G = 125, could be 5 < G < 1000

### Instrumentation Amplifier

#### Input filter & protection




Cascaded LPF 1.6kHz made with networks to get the best matching possible




2.7 to 5.5V  
G = 125, could be 5 < G < 1000

### Digital pot.


Assemble channels differently!



### Offset adj.



### Decoupling










**Low-noise wiring:**  
 - Add a shield to the cable. Link it to GND on the Strain Amp.  
 - Make two twisted pair: excitation wires and signal wires  
 For all the details please refer to  
<http://www.vishaypg.com/docs/11051/tm501.pdf>

### Title *Dual Strain Amplifier*

Size: Letter	Number:*	Revision:*
Date: 1/26/2018	Time: 8:40:20 AM	Sheet 2 of 5
File: STRAIN_AMP_6CH_0_1-Strain-2ch.SchDoc		



Biomechanics  
 MIT Media Lab - E14-274  
 75 Amherst Street  
 Cambridge, MA 02139  
 USA








PC0: 3V3 (default)/5V, External  
PC1: 5V, Potentiometers.


SWD Prog/Debug




P0[7:0], P3[7:0], and P4[7:0] have a slight analog performance advantage as these ports reside in the analog upper portion of the chip. (pins 70 to 85 and 44 to 52)



PC Protections






**Ilim = 500/Rilim = 500mA**


**A** If the +5VP supply is available, it powers the circuit. Otherwise, USB (+5VU) is used.

**A** In the auto-switching mode (D0 = 1, D1 = 0), an internal power FET connects OUT to IN1 if the VSNS voltage is greater than 0.8 V. Otherwise, the FET connects OUT to the higher of IN1 and IN2. The Truth Table illustrates the functionality of VSNS.  
With 23.7k & 4.7k it will switch around 4.8V.

**Decoupling**




**3V3 LDO**



**A** +3V3 is required for the 3V3 PC.

**Select V**



**A** 3V3 (default) or 5V for external PC